Rev. | Zeit | Autor |
---|---|---|
deb1170b933d | 2015-06-07 03:47:58 | PJ |
cli: cy_io - data in/dual in OK |
||
8be8dca337d2 | 2015-06-07 03:29:58 | PJ |
fpga: cy_io: ctrl OK |
||
0c97dc70f4db | 2015-06-06 23:29:25 | PJ |
fpga: cy_io_test quartus |
||
4acff33431c0 | 2015-06-06 22:25:30 | PJ |
fpga: cy_io_test_sim |
||
684148c9805d | 2015-06-06 06:24:17 | PJ |
fpga: cy_io quartus |
||
8ea50ca37670 | 2015-06-06 06:20:40 | PJ |
fpga: cy_io: cy_in_out_core |
||
dc734e98533a | 2015-06-06 01:10:39 | PJ |
fpga: cy_in_out_core |
||
92be7d9740be | 2015-06-05 22:29:25 | PJ |
fpga: cy_io_test |
||
3c0bf4c67ee1 | 2015-06-05 21:54:10 | PJ |
fpga: cy_io_test: cfg_in |
||
d58630d862ca | 2015-06-05 05:43:38 | PJ |
fpga: cy_io_test_sim |
||
c43bd33ee91e | 2015-06-05 05:06:34 | PJ |
fpga: cy_in_burst_core, cy_io |
||
8b9708b40a34 | 2015-06-05 03:57:34 | PJ |
fpga: cy_io -> cy_in |
||
af6da9b3fa62 | 2015-06-05 00:59:04 | PJ |
fpga: cy_io.. -> cy_in; cy_burst |
||
ac43ae897984 | 2015-06-04 05:27:43 | PJ |
fpga: fifo mixed; cnt_test |
||
2045931ee7fb | 2015-06-04 01:35:18 | PJ |
fpga: fifo mixed widths test |
||
2a065de36f08 | 2015-06-02 05:43:37 | PJ |
fpga: clock mux test |
||
4098dd835632 | 2015-06-02 00:53:54 | PJ |
fpga: pll clock mux test |
||
c3fc8fdd2f8d | 2015-06-01 01:15:13 | PJ |
fpga: cy_in_out_test fixed; bulk_speed: updated |
||
462105e0627f | 2015-05-31 19:25:00 | PJ |
fpga: cy_in_out: data_in_req/_ack |
||
aaf003665399 | 2015-05-31 05:30:48 | PJ |
fpga: cy_in_out pktend |
||
65fa470b214c | 2015-05-31 04:20:38 | PJ |
cy_in_out synthesised, time constrains updated |
||
203009d6d03c | 2015-05-31 00:43:24 | PJ |
fpga: cy_in_out |
||
271f059e0097 | 2015-05-30 01:01:46 | PJ |
fpga: ctrl.txt |
||
d78313f6815a | 2015-05-29 05:43:31 | PJ |
fpga: fifo read timing |
||
ef12b002f0cf | 2015-05-24 23:17:25 | PJ |
gui: trigger number limit |
||
954f38f61019 | 2015-05-24 22:05:34 | PJ |
gui: pan_trigger, zoom_all |
||
ef9f0fffb00d | 2015-05-24 20:07:36 | PJ |
constant iso ring time |
||
db4b9f9ca16f | 2015-05-24 19:47:25 | PJ |
fpga: pll test with 180MHz |
||
5e19fa2c1b32 | 2015-05-24 19:37:00 | PJ |
fpga: pll test with 130MHz |
||
50bc0cf2e5f6 | 2015-05-24 19:14:59 | PJ |
fpga: cy_io_burst made more similar to _burst2 |